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ABSTRACT
A silicon trench 2um deep was etched in a
PlasmaTher’m 2406 RIE tool using an SF6/C02
chemistry with an oxide mask. The single
crystal silicon etch rate was 1100A/min, with a
high selectivity to oxide. A trench slope
approximately 50 degrees was obtained, with no
undercut of the oxide mask.
INTRODUCTION
The development of trenches for capacitors and device
isolation is essential to meet the demands for increased circuit
densities. Continued shrinking of device sizes may be limited by
the size of capacitors and isolation areas. One such application
where this is evident is a capacitive structure for DRAM cells.
Since there is a minimum charge necessary for reliability concerns,
the gate area of the capacitor cannot be reduced into the submicron
range [1]. Thus for the two dimensional DRAM, shown in Figure 1,
the area of stored charge occupies significant portion of the cell.
In order to solve this problem, a trench capacitor can be used to
minimize the area occupied on the surface, while still maintaining
the necessary charge in the device. A trench capacitor is a device
that utilizes a third dimension(depth into the silicon), so that it
consumes less area on the surface of the wafer and still meets the
minimum requirements for stored charge.
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Figure 1: DRAM cell with two dimensional capacitance [2].
To create a trench capacitor, a trench with a relatively high
aspect ratio (meaning a large depth etched from a narrow opening)
is needed. A Reactive Ion Enhanced(RIE) etch with high selectivity
to the oxide mask is needed to form the deep trench etch with
vertical sidewalls. The etched trenches will then be filled with a
dielectric and polysilicon for the capacitor structure.
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In order for the fill to be successful, the resultant profile
should have a sidewall slope around 87 degrees and be slightly
rounded at the bottom to reduce stress effects [3]. If the slope
is greater than 87 degrees, the filling of the trench will be
pinched off, due to corner enhanced oxidation during the oxide
growth and the conformal properties of the polysilicon filling the
trench. A rounded profile at the bottom of the trench is desired
for filling purposes as well, and can be obtained with a brief
isotropic etch at the end of the RIE etch [4]. A DRAM cell with a
trench capacitor is illustrated in Figure 2, along with the
critical concerns of trench formation.
Figure 2: DRAM trench capacitor and critical areas [5].
Common isolation techniques are also obstacles to smaller
dimensions. In particular, the LOCOS process can not be made
smaller as easily as capacitors, because of the bird’s beak. The
bird’s beak is a phenomenon that comes from lateral oxidation that
can narrow device regions when smaller geometries are attempted.
This growth laterally is as long as the total oxidation is high,
thus not allowing it to be diminished or eliminated without a more
complicated process. Trench isolation can go deeper into the
substrate in a smaller horizontal dimension and give the same, if
not better, isolation. Figure 3 shows the bird’s beak effect from
LDCDS limiting the active region to about 1.5um. Also shown is the
trench isolation does not encroach on the active area and allows
for narrower channels. A trench for isolation is formed with the




Figure 3: LOCOS isolation versus Trench isolation [6].
To form a deep trench with vertical sidewalls a RIE process is
required which removes silicon from the horizontal surfaces while
forming polymers on the sidewalls. Gases commonly used in the
industry include: HBr, NF3, CF4/02, Cl2, CC14, CC13F, or









reactivity on the sidewalls, thus producing a more anisotropic etch
through sidewall passivation. It has been reported in literature
that problems with bowing in the trench exists. The phenomenon of
bowing can be seen by the rounded edges inside the trench, as shown
in Figure 4. One cause for bowing is that at higher pressures
there are more molecular interactions in the plasma, so that the
higher chance of collision and scattering cause the etching of the
sidewalls below the surface. This problem, however, has not been
evident in trench openings greater than 2um wide [7].
Since the gases mentioned above are primarily hazardous, they
were not available for use in our lab. ~ standard SF6/D2 process
for isotropic (same etch rate in all directions) polysilicon
etching cannot produce vertical sidewalls. Improving the
anisotropy was investigated by reducing pressure and increasing
power to encourage more ionic bombardment. This led to the use of
C02 to create a situation for sidewall passivation, due to the
unsuccessful attempts with modifying the standard isotropic
process. The C02 will dissociate in the plasma and some of the C
in the plasma will react with the F ions generated from the
dissociation of the SP~ in the plasma, this can form CF2 to
polymerize the sidewalls of the trench during the etch.
EXPERIMENT
Twelve 3, <100> silicon wafers were obtained and scribed with
DT-1 to DT—15. ~pproximately 6000A of thermal oxide was grown on
the wafers. They were then coated with 1.2um of KTI-820 positive
photoresist. The photoresist was patterned with a test mask
containing various sizes of line/space pairs and square openings.
~fter patterning the photoresist, the oxide mask was etched in the
RIE tool. For all the etches the substrate cooling was set at its
minimum, which kept the temperature between 16-1BC. The process
parameters used were CHF3 flow of 60sccm, C2F6 flow of l7lsccm,
pressure of 127mT, and power of 350W. ~fter etching the oxide
mask, the remaining photoresist was ashed off half of the wafers,
ji~ order to examine the effects of extra carbon in the plasma for
creating sidewall passivation.
Two wafers were then etched with the SF6/D2 chemistry to
explore the anisotropy of the etch. Wafer DT-1, which had the
patterning resist it was etched for 700 sec with conditions of SF6
flow of 3Osccm, 02 flow of l0sccm, pressure of lOOmT, Power of
300W. Wafer DT-2 was etched for about 240 sec with the following
Figure 4: Trench bowing effect [B].
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process: SF6 flow of l0sccm, 02 flow of 3sccm, pressure of 6OmT,
power of 250W.
Seven wafers saw the addition of various amounts of CO2 to the
etch process used for DT-2. Recall that some of these wafers still
had the resist layer, thus not only was C02 varied in this
experiment, but the presence or absence of resist as well. Table 1
shows the variation in C02 flow for these seven wafers. Finally,
wafer DT-15 was etched for 30 minutes with the power increased to
350W, and a CO2 flow of 30sccm. The last 2 wafers were
lost.
Wafer # Mask C02 flow(sccm) Etch Time(min)
DT—4 Oxide 5 10
DT-8 Oxide 10 15
DT-9 Oxide 20 15
DT-10 Oxide 40 10
DT-12 PR + Oxide 5 10
t)T-13 PR + Oxide 20 15
DT-14 PR + Oxide 40 20
Table 1: Experimental Parameters for the SF6 + C02 runs.
RESULTS/DISCUSSION
The wafers were evaluated with an ~lpha-Step Profilometer and
a SEM for verification of trench depths and profiles. For the
wafers etched with SF6 and 02, there were Si etch rates (vertical)
of 1-1.5um/min, with the latter etch rate for wafer DT-2. ~s
expected, the etch was almost perfectly isotropic, etching only
twice as fast vertically, as horizontally. The etch depths for
DT-1 and 2 were 10 and 6um respectively, with the undercutting of
the oxide mask being of approximately 5 and 3um. This can be seen
in the corresponding SEM micrographs in Figures 5 and 6.
The CO2 addition proved to be successful in passivating the
sidewall, with the etch rate decreasing significantly with the
increased CO2 flow. The results of this experiment are shown in
Table 2 below, with the etch rates(ER) in 1~/min.
Wafer # Vert ER Hor ER Depth Undercut Fig ~
DT-4 6000 3400 6 3.4 -
DT-9 5700 -- 9.5 - -
DT-9 3600 1200 5.4 1.9 7
DT-10 6000 -- 1.5
DT-12 5300 3400 5 3.4 6
DT-13 5000 -- 7.5
DT-14 1100 -900 2.5 9
Table 2: Data for SF6/C02 experiment
Overall, the C02 addition had a dramatic impact on the
sidewall slope,, with results that predict a better process. From a
graph of the vertical and horizontal etch rates, shown in Figure 11
at the end, it can be seen that the horizontal etch rate approaches
zero around a F::C ratio of 2.6::1. This ratio is theoretical, but
it predicts a process flow with 13 sccm of SF6 and 30 sccm of CO2.
With these flows and the same etch parameters used for the seven
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wafers in the C02 experiment, vertical sidewalls should be
obtained. This result was verified by an equation developed to
express the anisotropy of the trench. This relationship, as
shown on the graph in the appendix, shows that 100~ anisotropy(or
a vertical sidewall) would occur around a F:C ratio of 2:1, which
is very similar to the results obtained from the etch rates
alone. Figures 7, 6, and 9 show the change in the profile as the
C02 flow was increased for wafers DT-9, 12 and 14, respectively.
The polymer formation on wafer DT-14 is shown in Figure 10.
CONCLUSIONS
The SF6/C02 chemistry proved to be an effective method for,
obtaining a more anisotropic trench profile, when compared to the
SF6+02 chemistry. From the etch rates obtained during the C02
experiments, it can be concluded that an optimum process would
be: SF6 flow of l3sccm, C02 flow of 30sccm, pressure of 6OmT,
power of 250W. This process should be attempted, with a wafer
patterned with photoresist on about 6000P~ of oxide. The trench
obtained, however, may have extreme problems with polymer
formations, that cannot be removed. ~ method should be
investigated to remove of these polymers, along with possibly
trying a CF4/02 chemistry.
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Figure 11: Graphs of etch rate results
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